

CASE 7 :-

D5 VIOLATION:- (NON SCAN MEMORY ELEMENTS)

- If a flop has S1 or S2 violation
- If a flop's scan equivalent is not available in the library file
- If it is a latch.

CASE 9 :-


In this case during elaboration, the tools throws an error that module defn of 2 modules is missing. We can black box these 2 modules.

These 2 modules are memory modules. Memories are tested using MBIST. So black boxing these 2 modules will not be a problem.

Similar black boxing analog blocks will also not be a problem because analog blocks will be tested using separate methods.

If the tool would have pointed out that some other module's module defn is missing (except memories/analog blocks), you have to get the file which contains the module defn of that particular logic and read it. Otherwise that particular logic will not be tested.

Note 1:
SF violation :- D i/p is tied to a fixed value
 $\Rightarrow$ Not cause any problem.




Note 2:

In this case, the set and reset ports of flops is connected to a fixed value.

Why in this case, the tool is not throwing the


SF violation?



Because the set and reset ports of the flops are getting its off state value.

So there is no chance that it will affect the state of the ff during

shifting.



⇒ This will affect the state of the flop during shifted.

⇒ Proper patterns will not be shifted into the scan chain.

→ This scenario will be pointed out as SI violation.